Abstract-We demonstrate a process to vary the gate-length of vertical MOSFETs on the same sample with high accuracy and high performance. Fabricated vertical InAs/InGaAs MOSFETs on Si have gate length ranging from 25 nm to 140 nm. The results shown are from single nanowire transistors as well as arrays with nanowires ranging from 80 to 500 nanowires. The devices show good yield and clear scaling trends. We demonstrate a device with gm = 2.4 mS/μm and a device with Ion = 407 μA/μm at Ioff = 100 nA/μm and VDD = 0.5 V, which both are record values for vertical MOSFETs. This is the first demonstration of vertical MOSFETs having gatelengths comparable to the state-of-the-art lateral III-V MOSFETs.
I. INTRODUCTION
Vertical MOSFETs are considered to extend the transistor scaling at the extremely scaled nodes. Technology comparison have shown, that the vertical structure offers improved performance at the extremely scaled nodes as more space is available for contacts and spacers, when compared to FinFETs and laterally stacked gate-all-around (GAA) MOSFETs [1] . Vertical nanowire structure further allows integration of highmobility materials on Si due to the possibility to relax stress originating from the lattice mismatch. Several demonstration of vertical MOSFETs have been published [2 -7] , however so far vertical MOSFETs with scaled gate-lengths have not been demonstrated. It is necessary to scale the gate-length, even though the gate-length in vertical MOSFETs is decoupled from the footprint, in order to improve the performance.
In this work, we demonstrate vertical InAs/InGaAs heterostructure MOSFETs on Si with the gate length (LG) down to 25 nm. The gate length is scaled from 25 nm to 140 nm showing clear scaling trends in all transistor metrics. By LG scaling and introducing a different drain contact metal, we manage to achieve gm = 2.4 mS/μm and Ion = 407 μA/μm at Ioff = 100 nA/μm and VDD = 0.5 V, which both are the highest values reported on vertical MOSFETs.
II. DEVICE FABRICATION
Illustration of the device fabrication and scanning electron micrographs (SEM) of the devices are shown in figures 1 and 2, respectively. The device fabrication is started by growing 300-nm-thick InAs source contact by metal-organic-vaporphase-deposition (MOCVD) on Si and electron beam lithography (EBL) defining gold particles on top of the InAs layer. The nanowires are grown by using gold particle catalytic vapor-liquid-solid (VLS) growth in MOCVD. For the growth, two different gold particle sizes were used (diameter 28 nm and 32 nm). The nanowire structure is similar to earlier published results [2] . The growth is started by growing 100 nm unintentionally doped InAs, which is followed by 100-nm-long unintentionally doped grading from InAs to In0.5Ga0.5As. The nanowire growth is finalized, by growing 300-nm-long highly doped In0.5Ga0.5As, which also overgrows the unintentionally doped part forming a core shell structure. The thickness of the unintentionally doped core is approximately 30 nm and the thickness of the whole nanowire is approximately 50 nm. For the MOSFET fabrication single nanowires as well as doublerow arrays (nanowire spacing 200 nm) ranging from 80 to 500 nanowires were used.
The fabrication of the transistor is started by fabricating the drain contact. The location of the drain contact can be controlled by the thickness of the sacrificial hydrogen silsesquioxane (HSQ) layer, which thickness can be altered within the same sample by changing the EBL dose [7] . The drain fabrication is started by spin-coating, EBL defining, and developing sacrificial HSQ layer in TMAH (25%). The process is followed by sputtering 20-nm-thick Mo layer and ALD depositing 3-nm-thick TiN. The metals are anisotropically etched and the HSQ removed, therefore leaving metal only on the sidewalls of the nanowires. The processing is followed by fabricating the HSQ bottom spacer. The thickness of the HSQ spacer can be, as well, controlled by the EBL dose, therefore allowing good spacer control, which makes possible the fabrication of gate-lengths as small as 25 nm. In this work, the bottom HSQ was 140-nm-thick and the position of the drain contact was increased, so that the gate-length was varied from 25 to 140 nm.
After the top part of the nanowire is covered by the drain metal and the bottom part by the HSQ spacer, the gate region is locally etched using digital etching. In other words, the gate region is oxidized in ozone and the formed native oxide removed by HCl. This etching is repeated until the highly doped shell is removed. A bilayer Al2O3/HfO2 (ALD cycles 10/37) was deposited and followed by deposition of 50-nm-thick W gate metal. The device is completed by etching the excess gate metal, depositing organic (S1813) second spacer, and fabricating contacts.
III. RESULTS
Transfer and output characteristics of the device with 120 nanowires, diameter of 27 nm and LG = 75 nm are shown in figures 3 and 4, respectively. The device has gm = 1.90 mS/μm (normalized to the circumference) and SS = 86 mV/dec. Qvalue (gm/SS) = 22 and Ion = 407 μA/μm at Ioff=100 nA/μm and VDD = 0.5 V, which are the highest reported on vertical 978-1-5386-3559-9/17/$31.00 ©2017 IEEE 17.3.1 IEDM17-417
MOSFETs. The device has the SS of 81 mV/dec and 86 mV/dec at 50 mV and 500 mV, respectively, as shown in figure 5 . The device shows good electrostatics by having DIBL = 80 mV/V at 1 μA/μm and reasonably low access resistance by having Ron = 450 μm.
Transfer and output characteristics of the single nanowire transistor with diameter of 37 nm and LG = 45 nm are shown in figures 6 and 7. The device shows record high gm = 2.4 mS/μm in vertical MOSFETs and low Ron = 340 μm. However, due to the relatively large diameter and shorter gate-length, the device cannot be fully turned off, which cause DIBL = 290 mV/V and SS = 138 mV/dec.
In figure 8 , the transfer characteristics of the device with 80 nanowires, diameter 28 nm and LG = 75 nm is shown. The device is biased in two different configurations, by having the drain at the top (bottom grounded) and by having the drain at bottom (top grounded). The device shows clear asymmetry by having one order of magnitude lower off-current and higher gm in the bottom ground configuration. The device also shows asymmetry in subthreshold behavior by having SS = 91 mV/dec in bottom ground configuration and SS = 116 mV/dec in top ground configuration. These differences are attributed to the location of the InGaAs, which is on the drain side on the bottom ground configuration and at the source side on the top ground configuration. The introduction of Ga reduces the probability for gate-to-drain tunneling. In addition, the contacts have asymmetry, which most likely slightly decreases performance in top ground configuration by having larger contact resistance on the source side. Figure 9 -14 show different transistor metrics versus the gate length. In figure 9 , gm versus LG is shown. gm clearly increases, when the gate length is scaled, as expected. However, below LG = 45 nm, gm starts decreasing. This decrease is attribute to short channel effects, as well as a possible problem to fully gate the unintentionally doped channel. Figure 10 shows similar scaling of Ioff, which behaves as expected. Ioff seems to stabilize below 100 nA/μm at gate-lengths 75 nm and larger. At smaller gate-lengths devices of this diameter cannot be fully turned off having Ioff well above 100 nA/μm. The heterojunction is expected to be at approximately LG = 50 nm, which together with longer gate-length explains the steep drop of the Ioff at LG > 50 nm.
In figure 11 Ron versus LG is shown. In the figure, only devices with the seed particle of 28 nm are shown, although devices with larger seed particle have slightly lower Ron. Dashed line shows a linear fit, where devices with LG = 25 nm are excluded, as the Ron seems to flatten at lower gate lengths. The increased resistance at shorter gate lengths could be attributed to ungated regions without channel doping. Extrapolating the linear fit, an access resistance of 212 μm can be determined. The access resistance is largely reduced from previously reported values, which could be attributed to the use of Mo top metal. Figure 12 and 13 show SS and VT versus gate-length. Both metrics show the expected scaling trend. SS increases at the shortest gate lengths and VT decreases due to short channel effects. In figure 14 , maximum intrinsic gain (gm/gd) versus LG is shown. gm/gd peaks at LG = 75 nm, as we are able to maintain good gd at low gate-lengths due to gate-all-around structure. Figure 15 shows device scaling by plotting gm versus the number of nanowires in the array. gm increases linearly with increasing number of nanowires demonstrating good yield and process control. The devices with 50 nm < LG < 100 nm show the highest gm. In figure 16 , our best devices are benchmarked against the state-of-the art vertical devices. Our devices show clear improvement in terms of gm/SS, showing the highest Qvalue = 22. In figure 17, our best devices are benchmarked versus state-of-the-art III-V MOSFETs. Our devices clearly have higher Ion at Ioff = 100 nA/μm and VDD = 0.5 V than stateof-the-art vertical MOSFETs. However, state-of-the-art lateral InGaAs MOSFETs still show higher Ion than the presently studied transistors.
IV. CONCLUSIONS
We have developed a process to vary the gate length of the vertical MOSFETs on the same sample and fabricate devices with gate-length as low as 25 nm. We demonstrate vertical InAs/InGaAs nanowire MOSFETs on Si with gate-length varying from 25 nm to 140 nm. The devices show clear scaling trends. In addition, the devices have the highest gm = 2.4 mS/μm and Ion = 407 μA/μm at Ioff = 100 nA/μm and VDD = 0.5 V reported for vertical MOSFETs. 
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